

**Assignment -1**  
**Department of Computer Science and Engineering (CSE)**  
**3<sup>rd</sup> Semester**  
**Subject: Computer Architecture (CSE 0611-2105)**

**Deadline: 24/02/26**

---

[Answer all the questions on A4 size paper with sufficient margins on all sides and proper cover page. **\*\*Note:** Penalties apply for late submission.]

- 1) Draw and explain the instruction cycle diagram.
- 2) How do registers and indirect addressing affect instruction execution?
- 3)
  - a) Explain temporal and spatial locality. How do they influence cache performance?
  - b) Compare SRAM and DRAM. How does cache use locality to improve speed?